


Figure 1

FOUR-222222

SP 0	SP 4	C 8	C 12	C 16	C 20	C 24	C 28
R 1	SP 5	C 9	C 13	C 17	C 21	C 25	C 29
R 2	SP 6	SP 10	SP 14	SP 18	C 22	C 26	C 30
SP 3	SP 7	R 11	R 15	SP 19	C 23	C 27	C 31
C 32	SP 36	SP 40	SP 44	SP 48	C 52	C 56	C 60
C 33	C 37	C 41	C 45	C 49	C 53	C 57	C 61
C 34	C 38	C 42	C 46	C 50	C 54	C 58	C 62
C 25	C 39	C 43	C 47	C 51	C 55	C 59	C 63

Figure 2A

one
end of
memory
201 

other end
of the
memory




Figure 2B









Figure 3.

FOUOED 2362360

	0	1	2	3	4	5	6	7
0	A	B	A	B	A	B	A	B
1	C	D	C	D	C	D	C	D
2	A	B	A	B	A	B	A	B
3	C	D	C	D	C	D	C	D
0	A	B	A	B	A	B	A	B

Figure 4






Figure 7

SP	SP	SP	SP
C	C	C	C
SP	SP	SP	SP
SP	R	R	SP

SP = significance propagation
C = cleanup
R = refinement

SP pass: 10*2 for SP pass coefficients
6 for C and R pass coefficients
C pass: 4*2 for C pass coefficients
R pass: 2 for R pass

total: 36 clocks = 2.25 clocks per coefficient

Figure 8.

TOP SECRET

	0	1	2	3
0	A	A	A	A
1	B	B	B	B
2	A	A	A	A
3	B	B	B	B
0	A	A	A	A

Figure 9




Figure 10

FIGURE 11




Figure 11




Figure 12




Figure 13

FIGURE 14A




Figure 14A




Figure 14B.




Figure 15




Figure 16A





Figure 16B


5MPS
4 MPS
3 MPS
2 MPS
1 MPS
LPS

Figure 17


TOP SECRET



(A)



(B)



(C)

Figure 19

FORM 20-03030

luminance				chrominance				chrominance			
A	A	D	C	B	B	D		C	C	D	
A	A			B	B			C	C		
D		A		D		B		D		C	
A			B								

(A)

A	A	A	C
A	A		
A		A	
B			D

E	E	E	
E	E		
E		E	

F	F	F	
F	F		
F		F	

(B)

A	A	H	E
A	A		
B		A	
C			

F	F	H	
F	F		
B		F	

G	G	H	
G	G		
B		G	

(C)

Figure 20


[illegible]

Fig 21

TOP SECRET




Figure 22A





Figure 23




Figure 22B

FORM NO. 22B-2000

FIG. 24




FIG. 25A





FIG. 26A



$$X_0 + 4X_1 + X_2$$

$$X_1 - \left[\frac{X_0 + X_2 + 2}{4} \right]$$

$$4X_1 - X_0 + X_2$$




FIG. 25B





FIG. 26B

$$X_0 + 4X_1 + X_2$$

$$X_1 - \left[\frac{X_0 + X_2 + 2}{4} \right]$$



The diagram illustrates a video coding system architecture. It begins with an input of image data (IND_1 and IND_0) into a block labeled 2901 (IMAGE DATA I/F). This block is connected to a block labeled 2902, which contains a DC-level shift ICT and an I-DC-level shift ICT. The output of 2902 goes to a block labeled 2903 (Wavelet transform (FBWT/IBWT)). This block is connected to a line buffer (labeled 2904) and a block labeled 2905 (scalar quantization/dequantization). The output of 2905 goes to a block labeled 2906 (PRE-CODER). The output of 2906 goes to a block labeled 2907 (packet-header). The output of 2907 goes to a block labeled 2908 (bit modeling IC-coder). The output of 2908 goes to a block labeled 2909 (code memory). The output of 2909 goes to a block labeled 2910 (CODE DATA). The diagram also shows a feedback loop from the output of 2909 back to the input of 2901.

Figure 29




Figure 31




Figure 32